



Finally, this rms summed total noise voltage on the VCO input in the closed-loop state is transformed to a total output phase noise using the VCO modulation function.

**CHARGE PUMP AND DIVIDER NOISE AND CORNER, SYNTHESIZER IC FIGURE OF MERIT, AND MODELING**

This synthesizer IC charge pump and divider noise is often called “PLL noise,” a term avoided here because confusion could arise as to whether this is total PLL noise. Instead, we use the term “CPD noise.”

**Flat Synthesizer Noise**

First subjected to systematic deep analysis by Banerjee (Ref. 3), the physical source of this noise is the charge pumps and dividers, shaped by closed-loop action to often appear relatively flat over frequency. In recent years, this noise has dropped significantly.

We can intuitively understand this noise as follows. For any given pulse width with a given jitter, we can hypothesize that there will be a floor to this noise, a term proportional to the comparison frequency (number of the narrow pulses per unit of time), and a multiplication term similar to that of multiplying the crystal-reference phase noise. The resulting “flat” noise (neglecting 1/f at low-frequency offsets) is given by:

$$L_{flatdB}(f) = PN1HzdB + 20\log|CL(f)| + 10\log(f_{comp}) \quad (13)$$

Here, “PN1Hz” is the normalized floor on a per Hz basis. It’s typically given in dB, but we will have occasion to convert it to linear. The empirical approach that supports this equation is proven in Ref. 4, in which a timing jitter analysis leads to the same results. Inside the loop bandwidth,  $CL(f) \sim N$ , and:

$$L_{flatdB}(f) = PN1HzdB + 20\log N + 10\log(f_{comp}) \quad (14)$$

Because  $N = f_{out}/f_{comp}$ , we may write:

$$L_{flatdB}(f) = PN1HzdB + 20\log(f_{out}) - 10\log(f_{comp}) \quad (15)$$

Since there’s noise in each phase detector pulse, the 3-dB reduction of in-band noise for each doubling of  $f_{comp}$  in the above relation may seem odd. Doubling  $f_{comp}$  adds 3 dB to the noise contributed by the phase detector pulses. However, doubling  $f_{comp}$  also reduces  $N$  by two, which removes 6 dB of noise multiplication. The net is the 3-dB improvement shown.

This simple equation has powerful results for the synthesizer industry. We are normally given  $f_{out}$ , and by using a smaller  $N$  value, we get higher  $f_{comp}$  and lower in-band phase noise while generating that  $f_{out}$ . This is the method being strongly applied by semiconductor companies with modern sigma-delta frac-

tional  $N$  synthesizers, with comparison frequencies now up to 100 to 200 MHz (Part 4) and high loop bandwidths. The high in-band noise suppression achieved is key to allowing higher-noise on-die VCOs to have effectively low noise at required phase noise offsets.

**Flicker Synthesizer Noise**

The method often used to model 1/f noise in the synthesizer chip is to assume that in-band noise at 10 kHz is dominated by flicker, and to scale that noise by output frequency relative to 1 GHz and by offset relative to 10 kHz. This gives:

$$L_{flickerdB}(f) = PN_{1-fdB} + 20\log\left(\frac{f_{out}}{1E9}\right) - 10\log\left(\frac{f_{off}}{1E4}\right) = PN_{1-fdB} + 20\log(f_{out}) - 10\log(f_{off}) - 140dB \quad (16)$$

The term  $PN_{1-f}$  is used by Analog Devices ([www.analog.com](http://www.analog.com)) as a 1/f noise parameter. Texas Instruments ([www.ti.com](http://www.ti.com)) refers to this same term as  $PN_{PLL-1/f}$ . Linear Technology (acquired by Analog Devices) instead eliminates the referencing to 1-GHz carrier and 10-kHz offset. They use the normalized 1/f noise term  $L_{M(NORM-1/f)}$ . Let’s refer to this term with the simpler variables  $PN_{flicker}$  and  $PN_{flickerdB}$ . Their equation is:

$$L_{flickerdB}(f) = PN_{flickerdB} + 20\log(f_{out}) - 10\log(f_{off}) \quad (17)$$

Comparing these two equations, it’s seen that:

$$PN_{flickerdB} = PN_{1-fdB} - 140dB \quad (18)$$

$$PN_{flicker} = \frac{PN_{1-f}}{1E14} \quad (19)$$

**Combining Flat and 1/f Synthesizer Noise**

To add flat power to flicker power to get a total synthesizer chip noise power, we need linear terms, which are:

$$L_{flat} = PN_{flat} = PN1Hz |CL(f)|^2 f_{comp} \quad (20)$$

Within the loop bandwidth:

$$L_{flat} = PN_{flat} = PN1Hz N^2 f_{comp} \quad (21)$$

$$L_{flicker} = PN_{flicker} \frac{f_{out}^2}{f_{off}} = \frac{PN_{1-f} f_{out}^2}{1E14 f_{off}} \quad (22)$$

The total charge pump and divider noise at  $f = f_{off}$  is given by:

$$L_{cpdtot} = L_{flat} + L_{flicker} \quad (23)$$

Assuming that the flicker corner is within the loop band-

width, we may set the flicker and flat noises equal to solve for corner frequency at a particular output frequency,  $N$ , and  $f_{comp}$ . When we do this and substitute  $N = f_{out}/f_{comp}$ , we get as the closed-loop noise corner due to synthesizer IC 1/f noise:

$$f_{npllcorner} = \frac{PN_{flicker} f_{comp}}{PN1Hz} = \frac{PN_{1-f} f_{comp}}{1E14 PN1Hz} \quad (24)$$

**Current Noise Model**

The above noises are expressed on the VCO output in the closed-loop state. Synthesizer CPD noise can be expressed as a sum of a flat and 1/f noise current injected into the loop filter in parallel with a then assumed noise-free charge-pump current. This form is useful for SPICE modeling of the synthesizer noise. The analysis to determine this noise is given in the full version. The results for the combined flat and 1/f noise are:

$$i_{nplltot} = \frac{\sqrt{2} I_{pd}}{2\pi} \sqrt{PN1Hz f_{comp}} \sqrt{1 + \frac{f_{npllcorner}}{f}} \quad (25)$$

**Synthesizer IC Noise Figure of Merit**

If the synthesizer chip noise current,  $i_{nplltot}$ , is integrated from 1 Hz to  $f_L$ , we obtain a synthesizer IC noise power figure of merit:

$$IC_{nfom} = \frac{I_{pd}^2}{2\pi^2} f_{comp} (PN1Hz f_L + f_{comp} PN_{flicker} \ln(f_L)) \quad (26)$$


Any time we are comparing two ICs with the same  $I_{pd}$  and  $f_{comp}$ , the figure of merit may be simplified to:

$$IC_{nfom} = PN1Hz f_L + f_{comp} PN_{flicker} \ln(f_L) \quad (27)$$

These figures of merit allow for comparing the total integrated in-band noise due to the synthesizer IC, taking into account variations in floor and corner that could disguise which IC may have the lowest total noise for a particular application.

**OPTIMUM LOOP BANDWIDTH COUNTING ALL NOISE SOURCES**

The “ideal bandwidth” generally means a bandwidth in which the typically nearly flat in-band noise intersects the VCO free-running noise at the loop bandwidth. A lower bandwidth would mean that the VCO noise at the loop bandwidth is higher than the flat in-band noise. It will look like significant noise peaking around the loop bandwidth as that noise is suppressed moving down into the loop bandwidth. A higher bandwidth will mean that the noise induced by the synthesizer IC will be higher than the VCO free-running noise at the loop bandwidth. These effects are shown in Figure 3.



3. This is an illustration of ideal bandwidth versus noise effects of too small or large a bandwidth.

**Ideal Passive BW for VCO Noise and Flat Synthesizer IC Noise Only**

Ignoring any noise modulation of the VCO by the loop filter and the flicker corner of the synthesizer IC, we can easily find the approximate ideal bandwidth from setting  $L_{flat} = L_{VCO}$  and solving for  $f$ . This is the approximate approach recommended by Banerjee (Ref. 3, 5th edition, pp. 305-306).

Assuming the desired  $f_L$  will be on the -20 dB/dec part of the phase noise slope, and that we know the phase noise  $L(f_{ref})$ , the VCO noise at a frequency  $f_L$  (the desired bandwidth) will be given by:

$$P_{nvco} = L(f_{ref}) \frac{f_{ref}^2}{f_L^2} = PN_{flat} \quad (28)$$

The ideal bandwidth  $f_{L-VCO}$ , considering only VCO noise, then is:

$$f_{L-VCO} = f_{ref} \sqrt{\frac{L(f_{ref})}{PN_{flat}}} \quad (29)$$

**Ideal BW with the Passive Loop Filter Including Synthesizer and VCO Flicker Noises**

We get a more accurate measure of the optimum minimum jitter bandwidth when these noise sources are considered. These noise sources may lead to either an increase or decrease in ideal bandwidth to that predicted using VCO noise alone. Adding loop-filter noises and VCO flicker noises will push out the ideal bandwidth. But, counting in the higher synthesizer IC noise with synthesizer flicker tends to push toward a lower intersection.

When we consider ideal bandwidth with the noise of a filter added to the VCO noise, in the frequency range where

the bandwidth  $f_L$  will fall on the  $-20$  dB/dec part of the VCO phase noise, and take into account synthesizer flicker noise, we may write:

$$P_{nvco} + P_{nfltt} = L_{flat} + L_{flicker} = PN1Hz N^2 f_{comp} + PN_{flicker} \frac{f_{out}^2}{f_L} \quad (30)$$

For the passive filter, the noise comes from the resistors in the filter. We are mostly interested in the noise at the loop bandwidth, where it's neither suppressed by the loop or filtered off by higher-order poles. At this frequency, using the thermal noise and the VCO noise-modulation function:

$$P_{nfltt} = \frac{M^4 k T R_2 K_{Hz}^2}{2 f_L^2} \quad (31)$$

In this equation for  $P_{nfltt}$ , "M" is a multiplier for filter form.  $M = 1$  for the first- and second-order filter (only  $R_2$ ),  $M$  is generally about 2 to 3 for the third-order form (adding  $R_3$ ), and generally about 3 to 4 for the fourth-order form (adding  $R_3$  and  $R_4$ ). Now, we can get a good approximation for  $R_2$  from the second-order PLL equations, where:

$$R_2 \cong \frac{2\pi N f_L}{K_{Hz} I_{pd}} \quad (32)$$

Substituting this into the equation for passive filter noise:

$$P_{nfltt} = \frac{M^4 \pi^2 k^2 T^2 N^2}{f_L I_{pd}^2} \quad (33)$$

We may substitute this relation for  $P_{nfltt}$  and the linear expressions for  $P_{nvco}$  and  $P_{nflat}$  into Equation 31, and solve for ideal bandwidth  $f_L$ . Because the expression for  $P_{nvco}$  as a function of frequency is second order, the expression for  $P_{nfltt}$  is first order, and the expression for  $P_{nflat}$  is constant, we end up with a quadratic equation:

$$P_{nflat} f_L^2 - \left( \frac{M^4 \pi^2 k^2 T^2 N^2}{I_{pd}^2} - P_{nfltt} f_{out}^2 \right) f_L - L_{vco}(f_{ref}) f_{ref}^2 = 0 \quad (34)$$

Since this solution to this quadratic will always have a positive and negative frequency result, there's never any doubt as to the correct root.

Note in the above that it was assumed that the final bandwidth was at a frequency greater than the VCO flicker corner. This is often—but not always—true. If the final bandwidth calculated using the above is in fact below the VCO flicker corner, then we must modify our design procedure. This is shown in the full-length version, and results in a cubic relation for the bandwidth.

### Ideal Bandwidth for the Slow Slew Active Loop Filter

This inverting form loop filter is the most recommended for higher-voltage-tune-range VCOs. An expression for the noise terms in the output of this filter was derived in the full-length version of Part 2 (Ref. 2). For the reasons given in the full-length version of this article, we may ignore the noise contributions of  $R_3$  and  $R_4$  when finding ideal bandwidth. Thus, the filter noises we use are:

$$V_{noptot}^2 = G_{n1}^2 V_{np}^2 + V_{nopR2}^2 + V_{nopInop}^2 \quad (35)$$

Next, we translate this noise to VCO output using the VCO noise-modulation function, which gives:

$$P_{nfltt} = \frac{G_{n1}^2 V_{np}^2 K_{Hz}^2}{2 f_L^2} + \frac{4\pi k T N K_{Hz}}{I_{pd} f_L} + \frac{I_{nop}^2 2\pi^2 N^2}{I_{pd}^2} \quad (36)$$

We recall the VCO noise, including noise below its flicker corner as:

$$P_{nvco} = L(f_{cvco}) \frac{f_{cvco}^2}{f_L^2} + L(f_{ref}) \frac{f_{ref}^2}{f_L^2} \quad (37)$$

The main equation to be used to set VCO and filter noise equal to synthesizer IC noise at the loop bandwidth  $f_L$  is:

$$P_{nvco} + P_{nfltt} = L_{flat} + L_{flicker} = PN1Hz N^2 f_{comp} + PN_{flicker} \frac{f_{out}^2}{f_L} \quad (38)$$

The above equations may be combined to give this equation cubic in  $f_L$ :

$$\left( \frac{2\pi^2 I_{nop}^2 N^2}{I_{pd}^2} - P_{nflat} \right) f_L^3 + \left( \frac{4\pi k T N K_{Hz}}{I_{pd}} - P_{nfltt} f_{out}^2 \right) f_L^2 + \left( \frac{G_{n1}^2 V_{np}^2 K_{Hz}^2}{2} - L_{vco}(f_{ref}) f_{ref}^2 \right) f_L + L_{vco}(f_{cvco}) f_{cvco}^3 = 0 \quad (39)$$

Here, the noise gain  $G_{n1}$  from op amp plus input to op-amp output at the loop bandwidth is given by:

$$G_{n1}^2 = \frac{V_{nop}^2}{V_{np}^2} = \left| 1 + \frac{Z_{for}}{Z_{back}} \right|^2 \cong 1 \quad (40)$$

The expressions for  $Z_{for}$  and  $Z_{back}$  developed in the full-length version of Part 2 may be approximated at  $f_L$  as below:

$$Z_{back} = R_3 + \frac{1}{sC_3 R_3} = \frac{sC_3 R_3 + 1}{sC_3} \cong \frac{1}{j2\pi f_L C_3} \quad (at f_L) \quad (41)$$

$$Z_{for} = \frac{1 + sR_2 C_2}{s(C_1 + C_2 + sR_2 C_2 C_1)} \cong R_2 \quad (at f_L) \quad (42)$$

The above cubic relationship for  $f_L$  is to the author's knowledge the most accurate published relationship for getting an initial value for ideal loop bandwidth, as it takes all of the

major factors into account. However, it still relies on several approximations, which are discussed in the full-length version along with more detailed analysis recommendations and a simplified version of this equation.

### Ideal Bandwidth for the Semi-Active Buffered Loop Filter

The ideal bandwidth for this filter form is analyzed in the full version.

### SPICE MODELING OF SYNTHESIZERS AND THEIR NOISE

The mathematical analysis is more flexible than SPICE, but it's quite a chore to juggle all of the noise sources and control system behaviors described above. A combination system (block) and circuit-level SPICE analysis can confirm the correctness of the mathematical analysis and can often be more accurate. Methods for using SPICE for PLL noise analysis are given in the full version.

### SPUR NOISE

Spurs are discrete frequency components most commonly caused by digital noise on the phase detector output that get through the loop filter in at least noticeable form and cause modulation on the input of the VCO. These are discussed in the full version, and in greater detail in the references given there.

### SYSTEM PHASE NOISE REQUIREMENTS

Approximate requirements for some applications are derived in the full-length version.

### SUMMARY

This article has shown how the noise of the VCO can be significantly suppressed inside the loop bandwidth. Selecting the ideal loop bandwidth for the loop-filter type in use, and the synthesizer with the best figure of merit, will result in the lowest total integrated noise. Noise suppression with high-speed sigma-delta synthesizers allow even the noise of on-die VCOs to be suppressed to the point of now allowing fully integrated synthesizers for most applications (to be demonstrated in Part 5).

The long version of this article at [www.longwingtech.com](http://www.longwingtech.com) shows methods of synthesizer-noise specification that can show when an active loop filter and discrete VCO solution is necessary. **TIW**

### REFERENCES

1. "Design Methods of Modern Ultra-Low Noise Synthesizers," *Microwaves & RF*, Farron Dacus, Dec. 2018.
2. "Noise Sources in Ultra-Low Noise Synthesizer Design," *Microwaves & RF*, Farron Dacus, Feb. 2019.
3. "PLL Performance, Simulation, and Design," Dean Banerjee, first edition 1998. The 5th edition of 2017 of this outstanding reference may be freely downloaded at: [http://www.ti.com/tool/pll\\_book](http://www.ti.com/tool/pll_book).
4. Applied Radio Labs, application note DN006.